

FORM PTO-1449

U.S. DEPARTMENT OF COMMERCE  
PATENT AND TRADEMARK OFFICEATTY. DOCKET NO.  
174/198 Div.APPLICATION NO.  
Not Yet AssignedINFORMATION DISCLOSURE  
STATEMENT BY APPLICANTAPPLICANT  
Martin LanghammerCONFIRMATION NO.  
Not Yet AssignedFILING DATE  
HerewithGROUP  
Not Yet Assigned

## U.S. PATENT DOCUMENTS

EXAMINER INITIAL	DOCUMENT NUMBER	DATE	NAME	CLASS	SUBCLASS	FILING DATE IF APPROPRIATE
<del>JA</del>	3,473,160	10/14/69	Wahlstrom	340	172.5	
	4,871,930	10/03/89	Wong et al.	307	465	
	5,122,685	06/16/92	Chan et al.	307	465.1	
	5,128,559	07/07/92	Steele	307	465	
	5,371,422	12/06/94	Patel et al.	326	41	
	5,483,178	01/09/96	Costello et al.	326	41	
	5,570,039	10/19/96	Oswald et al.	326	39	
	5,689,195	11/18/97	Cliff et al.	326	41	
	5,754,459	05/19/98	Telikepalli	364	759	
	5,825,202	10/20/98	Tavana et al.	326	39	
	5,874,834	02/23/99	New	326	39	
	5,999,015	12/07/99	Cliff et al.	326	39	
	6,069,487	05/30/00	Lane et al.	326	37	
	6,215,326 B1	04/10/01	Jefferson et al.	326	41	
	6,407,576	06/18/02	Ngai et al.	326	41	
	2002/0089348	07/11/02	Langhammer	326	38	
	6,538,470	03/25/03	Langhammer et al.	326	41	
<del>JA</del>	6,556,044	04/29/03	Langhammer et al.	326	40	

## FOREIGN PATENT APPLICATIONS

EXAMINER INITIAL	DOCUMENT NUMBER	DATE	NAME	CLASS	SUBCLASS	TRANSLATION	
						YES	NO
<del>JA</del>	0 461 798 A2	12/18/91	EPO	H03K	19/177		
<del>JA</del>	2 283 602 A	05/10/95	GB	H03K	19/177		

## OTHER DOCUMENTS (Including Author, Title, Date, Pertinent Pages, Etc.)

EXAMINER INITIAL	
<del>JA</del>	"Implementing Multipliers in FLEX 10K EABs", Altera, March 1996.
<del>JA</del>	"Xilinx Unveils New FPGA Architecture to Enable High-Performance, 10 Million System Gate Designs", Xilinx, June 22, 2000.
	"Xilinx Announces DSP Algorithms, Tools and Features for Virtex-II Architecture", Xilinx, November 21, 2000.
	"Virtex-II 1.5V Field-Programmable Gate Arrays", Xilinx, January 25, 2001, module 2 of 4.
	"Virtex-II 1.5V Field-Programmable Gate Arrays", Xilinx, April 2, 2001, module 1 of 4.
	"Virtex-II 1.5V Field-Programmable Gate Arrays", Xilinx, April 2, 2001, module 2 of 4.
	"Implementing Logic with the Embedded Array in FLEX 10K Devices", Altera, May 2001, ver. 2.1.
	"The QuickDSP Design Guide", Quicklogic, August 2001, revision B.
<del>JA</del>	"QuickDSP™ Family Data Sheet", Quicklogic, August 7, 2001, revision B.

EXAMINER

*D.H. Malzahn*

DATE CONSIDERED

*6/21/05*

EXAMINER: Initial if citation considered, whether or not citation is in conformance with MPEP 609; Draw line through citation if not conformance and not considered. Include copy of this form with next communication to applicant.

EXPRESS MAILING LABEL  
NO. EV133103527US

Under the Paperwork Reduction Act of 1995, no persons are required to respond to a collection of information unless it contains a valid OMB control number.

**SUPPLEMENTAL INFORMATION  
DISCLOSURE STATEMENTS  
BY APPLICANT**

(Use as many sheets as necessary)

Application Number	10/625,093
Filing Date	July 22, 2003
First Named Inventor	Langhammer
Art Unit	2124
Examiner Name	Not yet assigned
Attorney Docket Number	174/198 Div.
Confirmation Number	8776

Sheet 1 of 1

**U. S. PATENT DOCUMENTS**

Examiner Initials*	Cite No. <sup>1</sup>	Document Number	Publication Date MM-DD-YYYY	Name of Patentee or Applicant of Cited Document	Pages, Columns, Lines, Where Relevant Passages or Relevant Figures Appear
		Number-Kind Code <sup>2</sup> (if known)			
<i>JA</i>		5,892,962	04-06-1999	Cloutier	

**FOREIGN PATENT DOCUMENTS**

Examiner Initials*	Cite No. <sup>1</sup>	Foreign Patent Document	Publication Date MM-DD-YYYY	Name of Patentee or Applicant of Cited Document	Pages, Columns, Lines, Where Relevant Passages or Relevant Figures Appear	T <sup>6</sup>
		Country Code <sup>3</sup> Number <sup>4</sup> Kind Code <sup>5</sup> (if known)				
<i>JA</i>		WO 98/38741 A	09-03-1998	Actel Corp.		
<i>JA</i>		EP 0 905 906 A	03-31-1999	Lucent Technologies		
<i>JA</i>		WO 99/56394 A	11-04-1999	Actel Corp.		

**NON PATENT LITERATURE DOCUMENTS**

Examiner Initials*	Cite No. <sup>1</sup>	
<i>JA</i>		J. Faura et al., "A Novel Mixed Signal Programmable Device With On-Chip Microprocessor," Custom Integrated Circuits Conference, 1997. Proceedings of the IEEE 1997 Santa Clara, CA, USA 5-8 May 1997, New York, NY, USA, IEEE, US, 5 May 1997, pages 103-106.

Examiner  
Signature*D.H. M. Zahn*

Date

Considered

*6/21/05*

\*EXAMINER: Initial if reference considered, whether or not citation is in conformance with MPEP 609. Draw line through citation if not in conformance and not considered. Include copy of this form with next communication to applicant. 1 Applicant's unique citation designation number (optional). 2 See Kinds Codes of USPTO Patent Documents at [www.uspto.gov](http://www.uspto.gov) or MPEP 901.04. 3 Enter Office that issued the document, by the two-letter code (WIPO Standard ST.3). 4 For Japanese patent documents, the indication of the year of the reign of the Emperor must precede the serial number of the patent document. 5 Kind of document by the appropriate symbols as indicated on the document under WIPO Standard ST.16 if possible. 6 Applicant is to place a check mark here if English language translation is attached.

This collection of information is required by 37 CFR 1.97 and 1.98. The information is required to obtain or retain a benefit by the public which is to file (and by the USPTO to process) an application. Confidentiality is governed by 35 U.S.C. 122 and 37 CFR 1.14. This collection is estimated to take 2 hours to complete, including gathering, preparing, and submitting the completed application form to the USPTO. Time will vary depending upon the individual case. Any comments on the amount of time you require to complete this form and/or suggestions for reducing this burden, should be sent to the Chief Information Officer, U.S. Patent and Trademark Office, U.S. Department of Commerce, P.O. Box 1450, Alexandria, VA 22313-1450. DO NOT SEND FEES OR COMPLETED FORMS TO THIS ADDRESS. SEND TO: Commissioner for Patents, P.O. Box 1450, Alexandria, VA 22313-1450.

If you need assistance in completing the form, call 1-800-PTO-9199 and select option 2.